Delay-Reduction Technique for DWA AlgorithmsJabbour · Institute of Electrical and Electronics Engineers2014PDF1.0 MB
클록 타이밍 조정에 의한 개선된 구조를 가지는 DWA 설계 The DWA Design with Improved Structure by Clock Timing Control김동균 · 20102010PDF604 KB
Dwa niedrukowane dokumenty byszewskie (koronowskie) z XIV w.Szybkowski · Uniwersytet Jagiellonski – Wydawnictwo Uniwersytetu Jagiellonskiego2017PDF265 KB
