Opening book details…
Can I read Design Automation for Timing-Driven Layout Synthesis on EtoBox?
Design Automation for Timing-Driven Layout Synthesis by Sachin S. Sapatnekar, Sung-Mo Kang (auth.) is a nonfiction available to read on EtoBox.
What is Design Automation for Timing-Driven Layout Synthesis about?
Moore's law [Noy77], which predicted that the number of devices in tegrated on a chip would be doubled every two years, was accurate for a number of years. Only recently has the level of integration be gun to slow down somewhat due to the physical limits of integration technology. Advances in silicon technology have allowed Ie design ers to integrate more than a few million transistors on a chip; even a whole system of moderate complexity can now be implemented on a single chip. To keep pace with the increasing complexity in very large scale integrated (VLSI) circuits, the productivity of chip designers would have to increase at the same rate as the level of integration. Without such an increase in productivity, the design of complex systems might not be achievable within a reasonable time-frame. The rapidly increasing complexity of VLSI circuits has made de- 1 2 INTRODUCTION sign automation an absolute necessity, since the required increase in productivity can only be accomplished with the use of sophisticated design tools. Such tools also enable designers to perform trade-off analyses of different logic implementations and to make well-informed design decisions. Erscheinungsdatum
Who reads Design Automation for Timing-Driven Layout Synthesis?
It is typically read by self-directed learners exploring a subject in depth.
Common subject areas: history, science, philosophy, social sciences.
- Author
- Sachin S. Sapatnekar, Sung-Mo Kang (auth.)
- Publisher
- Springer US
- Published
- 1993
- Language
- EN
- ISBN
- 9780792392811
- Category
- nonfiction
- Subjects
- Engineering, Computer Science, Stem
More by Sachin S. Sapatnekar, Sung-Mo Kang (auth.)
Browse all works by Sachin S. Sapatnekar, Sung-Mo Kang (auth.)
Similar books
- Algorithms for VLSI Physical Design Automation — Sherwani, N. A. (Naveed A.) (1999)
- Digital Timing Macromodelling for VLSI Design Verification — Jeong-Taek Kong, David V. Overhauser (2012)
- Design Automation: Automated Full-Custom VLSI Layout Using the ULYSSES Design Environment (Perspectives in computing) — Michael Bushnell (Auth.) (1988)
- Fundamentals of Layout Design for Electronic Circuits || — Lienig, Jens; Scheible, Juergen (2020)
- ESD : Design and Synthesis — Steven H. Voldman (2011)
- Ingredients for Successful System Level Automation Design Methodology — Hiren D. Patel; Sandeep Kumar Shukla (2008)
