Skip to content

Opening book details…

About this Engineering article

A Timing Analysis Algorithm for Circuits with Level-sensitive Latches by Jin-Fuw Lee; Tang, D.T.; Wong, C.K. is a Engineering article available to read on EtoBox.

It is typically read by researchers, students, and practitioners in Engineering.

Author
Jin-Fuw Lee; Tang, D.T.; Wong, C.K.
Publisher
IEEE; Institute of Electrical and Electronics Engineers; Institute of Electrical and Electronics Engineers (IEEE) (ISSN 0278-0070)
Published
1996
Language
EN
Field
Engineering (Physical Sciences)

More by Jin-Fuw Lee; Tang, D.T.; Wong, C.K.

Browse all works by Jin-Fuw Lee; Tang, D.T.; Wong, C.K.