Can I read Logic Gates Verification with DSCH on EtoBox?
Logic Gates Verification with DSCH by yathaarth.bhardwaj is a document available to read on EtoBox.
What is Logic Gates Verification with DSCH about?
The document outlines an experiment for verifying various logic gates using Verilog HDL and the DSCH tool. It includes a list of gates such as AND, NAND, OR, NOR, EX-OR, EX-NOR, inverter, and buffer, along with a procedure for testing them. The result confirms the successful verification of the logic gates using TTL ICs on DSCH.
- Author
- yathaarth.bhardwaj
- Language
- EN