Can I read Efficient PWM Core for FPGA Design on EtoBox?

Efficient PWM Core for FPGA Design by Anas Hafeez is a document available to read on EtoBox.

What is Efficient PWM Core for FPGA Design about?

The document describes the implementation of a pulse width modulation (PWM) core on an FPGA. It discusses trends in system-on-chip designs and IP reuse. The PWM core is designed to operate at 4MHz and control duty cycle through a counter and flip-flop. It is implemented on a Xilinx FPGA using VHDL and optimized to use 33 flip-flops. The core can be used in applications requiring PWM like motor control and data acquisition systems.

Author

Anas Hafeez

Language

EN