Can I read CMOS Inverter Design and Analysis Guide on EtoBox?

CMOS Inverter Design and Analysis Guide by Prasanna Nalawar is a document available to read on EtoBox.

What is CMOS Inverter Design and Analysis Guide about?

This document summarizes a lab exercise on analyzing the timing characteristics of CMOS inverters. The student created inverter schematics in Cadence Virtuoso using PMOS and NMOS models and simulated the designs using HSPICE. The simulations analyzed delay under different transistor widths and loads. Increasing PMOS width reduced rise delay more than fall delay due to carrier mobility. Equal rise/fall delays required a larger PMOS. Output delay increased with larger capacitive loads. The conclusions discuss

Author

Prasanna Nalawar

Language

EN