Opening book details…
About this scholarly article
2010 IEEE Asia Pacific Conference on Circuits and Systems - Controlled placement and routing techniques to improve timing balance of WDDL designs in Mesh-based FPGA by Amouri, Emna; Marrakchi, Zied; Mehrez, Habib is a scholarly article available to read on EtoBox.
- Author
- Amouri, Emna; Marrakchi, Zied; Mehrez, Habib
- Publisher
- IEEE
- Published
- 2010
- Language
- EN
More by Amouri, Emna; Marrakchi, Zied; Mehrez, Habib
Browse all works by Amouri, Emna; Marrakchi, Zied; Mehrez, Habib