Can I read MIPS Processor Verification with UVM on EtoBox?

MIPS Processor Verification with UVM by Khiêm Lê is a document available to read on EtoBox.

What is MIPS Processor Verification with UVM about?

This document describes the verification of a 5-stage pipelined MIPS processor design using UVM. It details the processor design including its 16 instructions and 5 pipeline stages. The verification strategy involves verifying each stage individually and then the overall design functionality using constrained random and assertion-based verification.

Author

Khiêm Lê

Language

EN