Can I read Fast Locking ADPLL Design Techniques on EtoBox?

Fast Locking ADPLL Design Techniques by ijccts is a document available to read on EtoBox.

What is Fast Locking ADPLL Design Techniques about?

The document describes a proposed VLSI architecture design for an all-digital phase-locked loop (ADPLL) that achieves fast locking via a feed-forward compensation algorithm. The ADPLL has two operation modes: a frequency acquisition mode that uses the feed-forward algorithm to quickly achieve frequency locking, and a phase acquisition mode that then achieves finer phase locking. The proposed ADPLL architecture includes modules like a phase/frequency detector, modified frequency divider, digital loop filter,

Author

ijccts

Language

EN