About this document

LDPC Decoder FPGA Implementation by puneet is a document available to read on EtoBox.

This thesis discusses the implementation of a low-density parity-check (LDPC) decoder on an FPGA. It first provides background on channel coding and linear block codes, including encoding and decoding techniques. It then focuses on LDPC codes, their encoding, and decoding algorithms like bit-flipping, weighted bit-flipping, and sum-product decoding. The thesis describes a VHDL implementation of a bit-flipping LDPC decoder with modules for syndrome calculation, check nodes, comparison, bit nodes, and control

Author

puneet

Language

EN