Can I read Static Address Generation Easing: a Design Methodology for Parallel Interleaver Architectures on EtoBox?

Static Address Generation Easing: a Design Methodology for Parallel Interleaver Architectures by Chavet, Cyrille; Coussy, Philippe; Martin, Eric; Urard, Pascal is a scholarly article available to read on EtoBox.

What is Static Address Generation Easing: a Design Methodology for Parallel Interleaver Architectures about?

For high throughput applications, turbo-like iterative decoders are implemented with parallel architectures. However, to be efficient parallel architectures require to avoid collision accesses i.e. concurrent read/write accesses should not target the same memory block. This consideration applies to the two main classes of turbo-like codes which are Low Density Parity Check (LDPC) and Turbo-Codes. In this paper we propose a methodology which finds a collision-free mapping of the variables in the memory banks and which optimizes the resulting interleaving architecture. Finally, we show through a pedagogical example the interest of our approach compared to state-of-the-art techniques.

Author

Chavet, Cyrille; Coussy, Philippe; Martin, Eric; Urard, Pascal

Published

2010

Language

EN