About this document

FSM Design in Verilog: Mealy & Moore by Husn-ulMaab is a document available to read on EtoBox.

This lab report describes implementing finite state machines (FSM) using Verilog to model Mealy and Moore models. The student created Verilog modules for Mealy and Moore FSMs to detect sequences with and without overlap, and tested them with testbenches. The outputs from the simulations matched expectations and verified that the FSMs correctly detected the sequences as designed.

Author

Husn-ulMaab

Language

EN