Can I read Structural Modeling in Verilog HDL on EtoBox?

Structural Modeling in Verilog HDL by Guru Velmathi is a document available to read on EtoBox.

What is Structural Modeling in Verilog HDL about?

This chapter discusses structural modeling in Verilog. It describes modeling designs using basic gate primitives like AND, OR, NOT etc. It explains the 12 basic gate primitives and how to instantiate them. Delays can be specified for gates and hazards that occur in gate networks are discussed. Array instantiations of gates are also described.

Author

Guru Velmathi

Language

EN