Skip to content

Opening book details…

About this Engineering article

Floorplan-aware analog IC sizing and optimization based on topological constraints by Lourenço, Nuno; Canelas, António; Póvoa, Ricardo; Martins, Ricardo; Horta, Nuno is a Engineering article available to read on EtoBox.

It is typically read by researchers, students, and practitioners in Engineering.

Author
Lourenço, Nuno; Canelas, António; Póvoa, Ricardo; Martins, Ricardo; Horta, Nuno
Publisher
Elsevier Science; Elsevier ; Elsevier BV (ISSN 0167-9260)
Published
2015
Language
EN
Field
Engineering (Physical Sciences)

More by Lourenço, Nuno; Canelas, António; Póvoa, Ricardo; Martins, Ricardo; Horta, Nuno

Browse all works by Lourenço, Nuno; Canelas, António; Póvoa, Ricardo; Martins, Ricardo; Horta, Nuno