About this scholarly article

1987 IEEE 8th Symposium on Computer Arithmetic (ARITH) - Synthesis of area-efficient VLSI architectures for vector and matrix multiplication by Smith, S. G.; Denyer, P. B. is a scholarly article available to read on EtoBox.

Author

Smith, S. G.; Denyer, P. B.

Publisher

IEEE

Published

1987

Language

EN