About this document

(System) Verilog To Chisel Translation For Faster Hardware Design by Peter pan is a document available to read on EtoBox.

This paper introduces an open-source tool called sv2chisel that can automatically translate SystemVerilog code to Chisel code. Chisel is a hardware construction language that offers benefits over SystemVerilog like higher abstraction and improved design efficiency. However, migrating existing large SystemVerilog codebases to Chisel manually is challenging. The sv2chisel tool addresses this by performing the translation programmatically. It analyzes the SystemVerilog code and emits equivalent Chisel code. Th

Author

Peter pan

Language

EN