Skip to content

Opening book details…

About this scholarly article

SPIE Proceedings [SPIE SPIE Europe Microtechnologies for the New Millennium - Dresden, Germany (Monday 4 May 2009)] VLSI Circuits and Systems IV - A new approach to accelerate SEU sensitivity evaluation in circuits with embedded memories by Portela-García, M.; Garcia Valderas, M.; Lopez-Ongil, C.; Entrena, L.; Riesgo, Teresa; de la Torre, Eduardo; Soares Indrusiak, Leandro is a scholarly article available to read on EtoBox.

Author
Portela-García, M.; Garcia Valderas, M.; Lopez-Ongil, C.; Entrena, L.; Riesgo, Teresa; de la Torre, Eduardo; Soares Indrusiak, Leandro
Publisher
SPIE
Published
2009

More by Portela-García, M.; Garcia Valderas, M.; Lopez-Ongil, C.; Entrena, L.; Riesgo, Teresa; de la Torre, Eduardo; Soares Indrusiak, Leandro

Browse all works by Portela-García, M.; Garcia Valderas, M.; Lopez-Ongil, C.; Entrena, L.; Riesgo, Teresa; de la Torre, Eduardo; Soares Indrusiak, Leandro