Skip to content

Opening book details…

About this scholarly article

Proceedings of the Sixth International Workshop on Network on Chip Architectures - NoCArc '13 - Modeling and analyzing timing faults in transaction level SystemC programs by Hajisheykhi, Reza; Ebnenasir, Ali; Kulkarni, Sandeep is a scholarly article available to read on EtoBox.

Author
Hajisheykhi, Reza; Ebnenasir, Ali; Kulkarni, Sandeep
Publisher
ACM Press
Published
2013

More by Hajisheykhi, Reza; Ebnenasir, Ali; Kulkarni, Sandeep

Browse all works by Hajisheykhi, Reza; Ebnenasir, Ali; Kulkarni, Sandeep