Skip to content

Opening book details…

Can I read Available Instruction-level Parallelism for Superscalar and Superpipelined Machines on EtoBox?

Available Instruction-level Parallelism for Superscalar and Superpipelined Machines by N. P. Jouppi; D. W. Wall is a Computer Science article available to read on EtoBox.

What is Available Instruction-level Parallelism for Superscalar and Superpipelined Machines about?

Superscalar machines can issue several instructions per cycle. Superpipelined machines can issue only one instruction per cycle, but they have cycle times shorter than the latency of any functional unit. In this paper these two techniques are shown to be roughly equivalent ways of exploiting instruction-level parallelism. A parameterizable code reorganization and simulation system was developed and used to measure instruction-level parallelism for a series of benchmarks. Results of these simulations in the presence of various compiler optimizations are presented. The average degree of superpipelining metric is introduced. Our simulations suggest that this metric is already high for many machines. These machines already exploit all of the instruction-level parallelism available in many non-numeric applications, even without parallel instruction issue or higher degrees of pipelining.

Who reads Available Instruction-level Parallelism for Superscalar and Superpipelined Machines?

It is typically read by researchers, students, and practitioners in Computer Science.

Author
N. P. Jouppi; D. W. Wall
Publisher
ACM
Published
1989
Language
EN
Field
Computer Science (Physical Sciences)

More by N. P. Jouppi; D. W. Wall

Browse all works by N. P. Jouppi; D. W. Wall