About this document

AHB to APB Bridge Design in Verilog by mavthunder is a document available to read on EtoBox.

The document is an internship report by Harsh Saini on the design of an AHB to APB bridge using Verilog HDL, submitted to VIT Bhopal University for the Bachelor of Technology degree in Electronics and Communication. The project involved creating a digital module to facilitate communication between the AHB and APB buses in a system-on-chip, including the design of interfaces and testing through simulations. The report details the theoretical background, design implementation, and acknowledges the guidance re

Author

mavthunder

Language

EN