Skip to content

Opening book details…

About this Engineering article

Fast Buffer Count Estimation in 3D IC Floorplanning by Mohapatra, S.; Vendra, S. K.; Chrzanowska-Jeske, M. is a Engineering article available to read on EtoBox.

It is typically read by researchers, students, and practitioners in Engineering.

Author
Mohapatra, S.; Vendra, S. K.; Chrzanowska-Jeske, M.
Publisher
Institute of Electrical and Electronics Engineers; Institute of Electrical and Electronics Engineers (IEEE) (ISSN 1549-7747)
Published
2021
Field
Engineering (Physical Sciences)

More by Mohapatra, S.; Vendra, S. K.; Chrzanowska-Jeske, M.

Browse all works by Mohapatra, S.; Vendra, S. K.; Chrzanowska-Jeske, M.