Skip to content

Opening book details…

About this Computer Science article

RAPID: Memory-Aware NoC for Latency Optimized GPGPU Architectures by Raparti, Venkata Yaswanth; Pasricha, Sudeep is a Computer Science article available to read on EtoBox.

It is typically read by researchers, students, and practitioners in Computer Science.

Author
Raparti, Venkata Yaswanth; Pasricha, Sudeep
Publisher
Institute of Electrical and Electronics Engineers; Institute of Electrical and Electronics Engineers Inc.; Institute of Electrical and Electronics Engineers (IEEE) (ISSN 2332-7766)
Published
2018
Field
Computer Science (Physical Sciences)

More by Raparti, Venkata Yaswanth; Pasricha, Sudeep

Browse all works by Raparti, Venkata Yaswanth; Pasricha, Sudeep