Can I read Efficient Wallace Tree Multiplier Design on EtoBox?

Efficient Wallace Tree Multiplier Design by ryanlu513666 is a document available to read on EtoBox.

What is Efficient Wallace Tree Multiplier Design about?

This paper presents a novel Wallace tree multiplier architecture that significantly reduces latency and power consumption compared to conventional designs. By utilizing 4:2 and 5:2 compressors along with a carry select adder, the proposed multiplier achieves a 44.4% reduction in latency, bringing it down from 27 to 15, while also decreasing power consumption by 11%. The results demonstrate that this new architecture is more efficient in terms of area and speed for VLSI implementations.

Author

ryanlu513666

Language

EN