About this document
Logical Effort in CMOS VLSI Design by Sam Xin Min is a document available to read on EtoBox.
- Author
- Sam Xin Min
- Language
- EN
About this book
This document provides an introduction and overview of logical effort, a method for analyzing delays in CMOS VLSI logic gates and networks. It defines logical effort as the ratio of a gate
Details
Rate this book
Sign in to rate this book
Quick info
- Language
- en
- Availability
- Checking…