About this document
Low-Latency Online Multiplier Design by sanabhavana09 is a document available to read on EtoBox.
This report presents a low-latency online multiplier architecture that utilizes left-to-right arithmetic to enhance throughput and reduce latency in multiplication operations, particularly for applications in signal processing and neural networks. The design incorporates digit-level pipelining and a redundant number system to optimize performance while minimizing power consumption and area utilization. Experimental validation shows that the proposed architecture outperforms traditional multipliers in critic
- Author
- sanabhavana09
- Language
- EN