Can I read Divide by 3 FSM in SystemVerilog on EtoBox?

Divide by 3 FSM in SystemVerilog by Girish Chukka is a document available to read on EtoBox.

What is Divide by 3 FSM in SystemVerilog about?

Here is a 2-state solution without creating flip-flops for fibo_out or done: module fibonacci_calculator( input logic clk, reset_n, input logic [4:0] input_s, input logic begin_fibo, output logic [15:0] fibo_out, output logic done ); enum logic [0:0] {COMPUTE, DONE} state; logic [4:0] count; logic [15:0] R0, R1; always_ff @(posedge clk, negedge reset_n) begin if(!reset_n) begin state <= COMPUTE;

Author

Girish Chukka

Language

EN