FPGA RTL Verification of Vedic Multiplier

In Digital Signal Processing arithmetic operations plays a major role of computational algorithms. This paper presents the design, verification and FPGA implementatin of 4bit x 4bit Vedic Multiplier.