Skip to content

Opening book details…

About this scholarly article

2012 IEEE Radio Frequency Integrated Circuits Symposium - A performance study of layout and Vt options for low noise amplifier design in 65-nm CMOS by Pan, Quan; Yeh, Tzu-Jin; Jou, Chewnpu; Hsueh, Fu-Lung; Luong, Howard; Yue, C. Patrick is a scholarly article available to read on EtoBox.

Author
Pan, Quan; Yeh, Tzu-Jin; Jou, Chewnpu; Hsueh, Fu-Lung; Luong, Howard; Yue, C. Patrick
Publisher
IEEE
Published
2012

More by Pan, Quan; Yeh, Tzu-Jin; Jou, Chewnpu; Hsueh, Fu-Lung; Luong, Howard; Yue, C. Patrick

Browse all works by Pan, Quan; Yeh, Tzu-Jin; Jou, Chewnpu; Hsueh, Fu-Lung; Luong, Howard; Yue, C. Patrick