Can I read NTTGen: a framework for generating low latency NTT implementations on FPGA on EtoBox?

NTTGen: a framework for generating low latency NTT implementations on FPGA by Yang Yang; Sanmukh R. Kuppannagari; Rajgopal Kannan; Viktor K. Prasanna is a scholarly article available to read on EtoBox.

What is NTTGen: a framework for generating low latency NTT implementations on FPGA about?

Homomorphic encryption (HE) is a promising technique to ensure the security and privacy of applications in the cloud. Number Theoretic Transform (NTT) is a key operation in HE-based applications. HE requires vastly different NTT parameters to meet the performance and security requirements of applications. The increasing compute capabilities and flexibility of FPGAs make them attractive to accelerate NTT. However, programming FPGA still involves hardware design expertise and significant development effort. To close the gap, we propose NTTGen, a framework to automatically generate low latency NTT designs targeting HE-based applications. NTTGen takes application parameters, latency and hardware resource constraints as input, determines the design parameters, and produces synthesizable Verilog code as output. Low latency NTT implementations are obtained by varying the data, pipeline and batch parallelism. NTTGen utilizes streaming permutation network to reduce the interconnect complexity between stages in the NTT computation. The framework supports two types of NTT cores to perform modular arithmetic, the key computation in NTT: a low latency and resource efficient NTT core for a speci

Author

Yang Yang; Sanmukh R. Kuppannagari; Rajgopal Kannan; Viktor K. Prasanna

Publisher

ACM

Published

2022

Language

EN