About this document
VLSI Design Assignment: Diagrams & Timing by 1js20ec036ksspoorthi is a document available to read on EtoBox.
The document contains two assignments related to VLSI design. The first assignment asks to draw stick diagrams, layout diagrams and estimate area for different logic circuits. It also asks about scaling in transistors and related parameters. The second assignment asks about timing analysis concepts like propagation delay, rise/fall times and optimization techniques. It contains questions on RC delay model, Elmore delay and logical effort calculations for basic gates.
- Author
- 1js20ec036ksspoorthi
- Language
- EN