Can I read Information Theoretic Approach to Address Delay and Reliability in Long On-chip Interconnects on EtoBox?

Information Theoretic Approach to Address Delay and Reliability in Long On-chip Interconnects by Rohit Singhal; Gwan Choi; Rabi Mahapatra is a Engineering article available to read on EtoBox.

What is Information Theoretic Approach to Address Delay and Reliability in Long On-chip Interconnects about?

With shrinking feature size and growing integration density in the Deep Sub-Micron technologies, the global buses are fast becoming the "weakest-links" in VLSI design. They have large delays and are error-prone. Especially, in systemon-chip (SoC) designs, where parallel interconnects run over large distances, the effects of crosstalk are detrimental to the overall system performance due to the large delays and un-reliability involved. This paper presents an information theoretic approach to address delay and reliability in long interconnects. A framework to calculate the capacity of a physical wire is laid out herein. The results for 8-bit wide buses of varying lengths in 0.1μm technology are also presented. The wires are modeled based on their calculated parasitic (R,L,C) values and the coupling (C,L) parameters. Using this model, results are obtained for the data transfer capacity of long interconnects. It is seen that for wide buses, the signal delay distribution has a long tail, meaning that most signals arrive at the output much faster than the worst case delay. Using communication-theory, these "good" signals arriving early can be used to predict/correct the "few" signals arr

Who reads Information Theoretic Approach to Address Delay and Reliability in Long On-chip Interconnects?

Author

Rohit Singhal; Gwan Choi; Rabi Mahapatra

Publisher

ACM Press

Published

2006

Language

EN

Field

Engineering (Physical Sciences)