Skip to content

Opening book details…

About this Engineering article

A CMOS gate array with 600 Mb/s simultaneous bidirectional I/O circuits by Takahashi, T.; Uchida, M.; Yoshino, R.; Yamamoto, M.; Kitamura, N. is a Engineering article available to read on EtoBox.

It is typically read by researchers, students, and practitioners in Engineering.

Author
Takahashi, T.; Uchida, M.; Yoshino, R.; Yamamoto, M.; Kitamura, N.
Publisher
IEEE; Institute of Electrical and Electronics Engineers; Institute of Electrical and Electronics Engineers (IEEE) (ISSN 0018-9200)
Published
1995
Field
Engineering (Physical Sciences)

More by Takahashi, T.; Uchida, M.; Yoshino, R.; Yamamoto, M.; Kitamura, N.

Browse all works by Takahashi, T.; Uchida, M.; Yoshino, R.; Yamamoto, M.; Kitamura, N.