Skip to content

Opening book details…

About this scholarly article

2010 IEEE International Conference on Computer Design - Optimal power/performance pipelining for error resilient processors by Zea, Nicolas; Sartori, John; Ahrens, Ben; Kumar, Rakesh is a scholarly article available to read on EtoBox.

Author
Zea, Nicolas; Sartori, John; Ahrens, Ben; Kumar, Rakesh
Publisher
IEEE
Published
2010

More by Zea, Nicolas; Sartori, John; Ahrens, Ben; Kumar, Rakesh

Browse all works by Zea, Nicolas; Sartori, John; Ahrens, Ben; Kumar, Rakesh