Can I read Clock Buffer Polarity Assignment for Power Noise Reduction on EtoBox?

Clock Buffer Polarity Assignment for Power Noise Reduction by Rupak Samanta; Ganesh Venkataraman; Jiang Hu is a Engineering article available to read on EtoBox.

What is Clock Buffer Polarity Assignment for Power Noise Reduction about?

Power/ground noise is a major source of VLSI circuit timing variations. This work aims to reduce clock network induced power noise by assigning different signal polarities (opposite switchings) to clock buffers in an existing buffered clock tree. Three assignment algorithms are proposed: (1) partitioning, (2) 2-coloring on minimum spanning tree and (3) recursive min-matching. A post-processing of clock buffer sizing is performed to achieve desired clock skew. SPICE based experimental results indicate that our techniques could reduce the average peak current and average delay variations by 44% and 54% respectively.

Who reads Clock Buffer Polarity Assignment for Power Noise Reduction?

Author

Rupak Samanta; Ganesh Venkataraman; Jiang Hu

Publisher

ACM Press

Published

2006

Language

EN

Field

Engineering (Physical Sciences)