Opening book details…
About this Engineering article
New Techniques for Improving the Performance of the Lockstep Architecture for SEEs Mitigation in FPGA Embedded Processors by Abate, F.; Sterpone, L.; Lisboa, C. A.; Carro, L.; Violante, M. is a Engineering article available to read on EtoBox.
It is typically read by researchers, students, and practitioners in Engineering.
- Author
- Abate, F.; Sterpone, L.; Lisboa, C. A.; Carro, L.; Violante, M.
- Publisher
- IEEE; Institute of Electrical and Electronics Engineers; Institute of Electrical and Electronics Engineers (IEEE) (ISSN 0018-9499)
- Published
- 2009
- Language
- EN
- Field
- Engineering (Physical Sciences)
More by Abate, F.; Sterpone, L.; Lisboa, C. A.; Carro, L.; Violante, M.
Browse all works by Abate, F.; Sterpone, L.; Lisboa, C. A.; Carro, L.; Violante, M.