About this scholarly article

High speed low power architecture for memory management in a Viterbi decoder by Boutillon, E. ;Demassieux, N. is a scholarly article available to read on EtoBox.

Author

Boutillon, E. ;Demassieux, N.

Publisher

IEEE

Language

EN