Can I read Lecture16 and 17 - Assymtric Gate on EtoBox?
Lecture16 and 17 - Assymtric Gate by shreesha T P is a document available to read on EtoBox.
What is Lecture16 and 17 - Assymtric Gate about?
The document discusses digital VLSI design concepts, focusing on gate sizing and delay modeling. It covers calculations for inverter delay with fanout, the impact of inverter buffer insertion on delay, and strategies to reduce logical effort through input ordering and asymmetric gates. Key equations and principles for optimizing delay in digital circuits are also presented.
- Author
- shreesha T P
- Language
- EN