Can I read VHDL Processes and Inferred Latches on EtoBox?

VHDL Processes and Inferred Latches by KarThik is a document available to read on EtoBox.

What is VHDL Processes and Inferred Latches about?

The assignment involves designing an RTL diagram, opcode formats, and opcode bits for a Harvard architecture CPU with the following specifications: - 16-bit instruction memory and 8-bit data memory using ROM and RAM respectively. - Eight 8-bit registers and an ALU that sets flags for arithmetic instructions. - The instruction set includes arithmetic, logical, load, store, branch, and jump instructions. - An RTL diagram of the CPU architecture is required showing the data path and control signals. -

Author

KarThik

Language

EN