Can I read Logic Gates and Adders Simulation Guide on EtoBox?

Logic Gates and Adders Simulation Guide by Rajesh Harikrishnan is a document available to read on EtoBox.

What is Logic Gates and Adders Simulation Guide about?

Microwind and DSCH V3 are used to generate layout and simulate basic logic gates. The NAND gate consists of two nMOS in series connected to two pMOS in parallel. The cell architecture has been optimized for easy supply and input / output routing.

Author

Rajesh Harikrishnan

Language

EN