Skip to content

Opening book details…

About this Engineering article

Testing for multiple faults in domino-CMOS logic circuits by Jha, N.K. is a Engineering article available to read on EtoBox.

It is typically read by researchers, students, and practitioners in Engineering.

Author
Jha, N.K.
Publisher
IEEE; Institute of Electrical and Electronics Engineers; Institute of Electrical and Electronics Engineers (IEEE) (ISSN 0278-0070)
Published
1988
Language
EN
Field
Engineering (Physical Sciences)

More by Jha, N.K.

Browse all works by Jha, N.K.