About this document
Optimal Architecture for Delta-Sigma Modulators by glazeddoughnut237 is a document available to read on EtoBox.
This paper discusses the architectural choices for continuous-time delta-sigma modulators (CTΔΣMs), emphasizing the benefits of single-bit modulators with FIR feedback for power-efficient designs across various specifications. It presents measurement results from a CTΔΣM designed in a 65 nm CMOS process, achieving a peak SNDR of 98.6 dB while consuming only 260 µW. The findings suggest that FIR feedback can mitigate issues related to clock jitter and improve linearity, making it a robust choice even as tech
- Author
- glazeddoughnut237
- Language
- EN