Skip to content

Opening book details…

About this scholarly article

Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455) - High-level synthesis under multi-cycle interconnect delay by Jinhwan Jeon, ; Daehong Kim, ; Dongwan Shin, ; Kiyoung Choi, is a scholarly article available to read on EtoBox.

Author
Jinhwan Jeon, ; Daehong Kim, ; Dongwan Shin, ; Kiyoung Choi,
Publisher
IEEE
Published
2001

More by Jinhwan Jeon, ; Daehong Kim, ; Dongwan Shin, ; Kiyoung Choi,

Browse all works by Jinhwan Jeon, ; Daehong Kim, ; Dongwan Shin, ; Kiyoung Choi,