Skip to content

Opening book details…

About this Engineering article

Breaking the performance bottleneck of sparse matrix-vector multiplication on SIMD processors by Zhang, Kai; Chen, Shuming; Wang, Yaohua; Wan, Jianghua is a Engineering article available to read on EtoBox.

It is typically read by researchers, students, and practitioners in Engineering.

Author
Zhang, Kai; Chen, Shuming; Wang, Yaohua; Wan, Jianghua
Publisher
National Institute of Informatics; Institute of Electronics, Information and Communications Engineers; Institute of Electronics, Information and Communication Engineers; National Institute of Informatics (NII); Institute of Electronics, Information and Communications Engineers (IEICE) (ISSN 1349-2543)
Published
2013
Language
EN
Field
Engineering (Physical Sciences)

More by Zhang, Kai; Chen, Shuming; Wang, Yaohua; Wan, Jianghua

Browse all works by Zhang, Kai; Chen, Shuming; Wang, Yaohua; Wan, Jianghua