About this document

Verilog Dataflow and Behavioral Modeling by SRH is a document available to read on EtoBox.

Dataflow modeling in Verilog allows a design to be specified in terms of data flow between registers rather than gates. Continuous assignments are used to drive values onto nets and can specify delays. Delays control the time between changes in right-hand operands and assigning the new value to the left-hand net.

Author

SRH

Language

EN