Opening book details…
About this Engineering article
Design and analysis of different trigger techniques for ESD clamp circuit in 0.5-μm 5 V/18 V CDMOS process by Zhang, Wenjie ;Yang, Liu ;Wang, Yang ;Jin, Xiangliang is a Engineering article available to read on EtoBox.
It is typically read by researchers, students, and practitioners in Engineering.
- Author
- Zhang, Wenjie ;Yang, Liu ;Wang, Yang ;Jin, Xiangliang
- Publisher
- Elsevier Science; Elsevier ; Elsevier Ltd.; Elsevier BV (ISSN 0038-1101)
- Published
- 2017
- Language
- EN
- Field
- Engineering (Physical Sciences)
More by Zhang, Wenjie ;Yang, Liu ;Wang, Yang ;Jin, Xiangliang
Browse all works by Zhang, Wenjie ;Yang, Liu ;Wang, Yang ;Jin, Xiangliang