About this document

TSPC Logic: High-Speed Digital Design by Jaya Chandra Manchala is a document available to read on EtoBox.

1) True single-phase clock (TSPC) logic has been widely used since the 1980s as it can operate at high speeds while consuming less power and area than other methods. 2) Early issues with TSPC logic included transient states during clock transitions and non-overlapping clock phases needed to avoid them. 3) Later improvements to TSPC logic included Domino logic which uses inverters between stages to avoid transient states but is non-inverting, and NORA logic which uses two clock phases. 4) Further work deve

Author

Jaya Chandra Manchala

Language

EN