About this document

64Mb DRAM Internal Architecture Diagram by Faltu Account is a document available to read on EtoBox.

The 64Megabit DRAM chip is organized as four 16M x 4 memory arrays. It uses 12 address lines to select one of 4096 rows in the array via a row decoder. Another 12 address lines are used to select one of 4096 columns of 4 bits. Data is read and written 4 bits at a time via 4 data lines. External select logic is used to multiplex the required 24 address lines onto the 12 address pins using row address select (RAS) and column address select (CAS) signals to provide proper timing.

Author

Faltu Account

Language

EN